Subject: [sv-ac] Requirements Update and Action Items
From: Tom Fitzpatrick (fitz@co-design.com)
Date: Mon Aug 26 2002 - 13:04:10 PDT
Hi Gang,
The attached document is an updated version of our requirements list. I've
included Surrendra's requirements, with the clarifications that we discussed
at the last two meetings. In addition, there are the following outstanding
action items that should ideally be taken care of before the next meeting:
Adam: Distribute examples of automatically preventing false-firing for both
same-timestep and multiple timestep sequential assertion examples.
Surrendra (R3.2): Distribute examples of overlapping clock domains, the
operations desired between them, and the semantics of those operations,
particularly when the two clocks are coincident.
Surrendra (R10.2): Send out examples of lhs/rhs inferencing and assertions
that use this information.
Surrendra (R12.2): send out specific examples of coverage information and
usage.
The only requirements we haven't fully reviewed yet are Richard Ho's, most
of which are similar to other requirements we have already reviewed.
As for the next meeting, I have already heard from several members who will
be unavailable this Thursday, as will I. Therefore, I propose that our next
meeting be Thursday, 9/5/02, at the usual time. Faisal will also be back at
that time.
Before the next meeting, I intend to have turned the requirements list into
a voting ballot so we can arrive at our final requirements on schedule. In
the meantime, please let me know if I've missed any requirements that you
may have submitted, since the ballot will be created from the current list
otherwise.
Thanks for your support,
-Tom
------------------------------------------------------
Tom Fitzpatrick
Director of Technical Marketing
Co-Design Automation, Inc.
------------------------------------------------------
Email: fitz@co-design.com Mobile: (978)337-7641
Tel: (978)448-8797 Fax: (561)594-3946
Web: www.co-design.com
www.superlog.org
------------------------------------------------------
SUPERLOG = Faster, Smarter Verilog
------------------------------------------------------
This archive was generated by hypermail 2b28 : Mon Aug 26 2002 - 13:08:50 PDT